ChatGPT

Low-Bandwidth Memory (LBM) – Executive Summary

"Low-bandwidth memory" (LBM) broadly means trading off peak data transfer rate for lower power, smaller area or cost. In practice it spans memories with **narrower/serial interfaces** or low-power features, and even emerging non-volatile memories with modest throughput. For example, Octal-SPI DRAM (JEDEC xSPI/HyperBus) such as Cypress/Winbond HyperRAM shows ~333 MB/s throughput with only 13 I/O pins, yet its standby power is only tens of µW【17†L188-L194】【17†L209-L217】. By contrast a standard SDRAM of similar capacity wastes milliwatts in idle mode【17†L209-L217】. Similarly, advanced low-power DDR (LPDDR) uses deep-sleep modes, partial-array refresh and DVFS to adapt bandwidth/power【33†L279-L283】.

We survey architectures (narrow/serial vs wide buses, 3D stacks, integrated flash+RAM), circuit and protocol techniques (DVFS, power gating, low-swing I/O, reduced clocks), data compression and caching methods, refresh/ECC schemes and software co-design. Each option trades throughput/latency versus power, area, cost, process compatibility, and time-to-market. In particular, **IoT/embedded** use-cases favour LBM – e.g. Micron's IoT MCPs combine flash with LPDRAM or PSRAM in tiny packages【53†L17-L23】【53†L41-L44】. High-performance domains (AI, servers) demand high bandwidth, so LBM is less critical there, except possibly for local or backup memory.

We identify candidate designs (e.g. LPDDR variants with DVFS, octal-IO DRAM, embedded NVM/PSRAM, hybrid flash+RAM modules), compare them across metrics, and propose a prototype roadmap. Key findings: **Octal serial DRAM** (xSPI/HyperBus) offers extreme power reduction at modest throughput【17†L188-L194】【50†L148-L157】; **LPDDR6-like designs** can dynamically scale bandwidth/power via DVFS【33†L279-L283】; **multichip packages** (NAND+LPDRAM/PSRAM) save PCB space【53†L17-L23】. We recommend prioritising IoT/edge LBM (e.g. xSPI DRAM) for near-term development, with LPDDR enhancements next, and exploring NVM/MCP solutions longer-term. Resource and schedule estimates are application-dependent (unspecified).

1. Taxonomy of LBM Definitions and Use-Cases

LBM can mean several things:

- **Low external bandwidth memory:** Chips with narrower interfaces or slower clocks to save I/O power. E.g. **Octal-SPI DRAM (HyperRAM)** uses an 8-bit serial bus (13 pins) instead of 16–64-bit parallel DDR bus. This drastically cuts pin count and I/O energy【17†L188-L194】, though peak BW falls (≈0.3 GB/s). It is standardized as JEDEC *xSPI* (JESD251)【50†L148-L157】.
- **Low internal-bandwidth memory:** Architectures that limit internal parallelism (e.g. fewer banks or subarrays) to save area or power. For instance, PSRAM ("pseudo-SRAM") uses small banks and retains DRAM arrays but hides refresh, trading bandwidth for simplicity.
- **Bandwidth-limited (power/area-optimized) memory:** Conventional DRAM re-designed for low-power. This includes LPDDR variants with fewer channels or DVFS to cap throughput【33†L279-L283】, partial-array self-refresh, deep-sleep modes, etc.
- **Memory for low-bandwidth interfaces:** Memory chips tailored to slow interconnects (e.g. I^2C/SPI MCUs) or embedded use. Examples include embedded multi-chip modules (MCPs) combining

flash+RAM in one package【53†L17-L23】; or low-speed EEPROM/FRAM for extreme low-power logic.

Use-cases: LBM is most relevant where energy, cost or pin-count dominate over peak performance. Key markets include:

- **IoT and embedded systems:** Battery- or energy-harvested sensors, wearables and machine-to-machine devices require long life and small size. These often use multi-chip solutions combining NAND/NOR with small low-power DRAM or PSRAM【53†L17-L23】【53†L41-L44】. Standards like HyperBus/xSPI have gained traction here【17†L188-L194】【50†L148-L157】.
- **Mobile/consumer:** High-end phones use LPDDR for high BW, but ultra-low-end or peripheral MCUs (e.g. Bluetooth SoCs) may use simpler memories. LPDDR6 (JESD209-6) itself targets a broad range (from smartphones to AI edge) with DVFS and energy-saving modes【33†L279-L283】【33†L314-L321】.
- **Embedded automotive/industrial:** Reliability (ISO26262) and low-power are key. Nonvolatile or self-refresh memories (PSRAM/MRAM) can save system energy, as cited by Winbond/Micron in xSPI context【27†L156-L164】【33†L314-L321】.
- **AI accelerators:** Typically bandwidth-hungry (favoring HBM/GDDR), but on-chip or near-memory caches may use LBM modes for weights/metadata. The trend to heterogeneous memory (fast+slow tiers) could open niche for LBM as slow tier.
- **Storage controllers (SSDs, NICs):** Controllers use DRAM/NVM for caching and metadata. If latency tolerance permits, lower-speed memories (or MRAM) might reduce power. Proprietary ECC NVM or small SDRAM (DDR) at reduced width are possible.

Each use-case has different trade-offs. For IoT, pin-count, sleep current and footprint matter most. For AI, latency matters less but gross throughput is critical.

2. Architectural and Circuit Techniques

To achieve “low-bandwidth” operation, many techniques exist:

- **Interface and protocol changes:**
- *Serial/Narrow Bus:* Octal-SPI (HyperBus) cuts pins and I/O toggling. JEDEC JESD251 xSPI allows up to 400 MT/s (≈50 MB/s/pin) with 8-bit bus【50†L148-L157】. Its compliance (JESD251-P2.0) and IP support mean Micron could adopt it.
- *Reduced I/O width:* Traditional DDR channels can be narrowed (e.g. x8 instead of x16), halving BW but saving pins.
- *Low-voltage signalling:* Many LPDDR standards use 1.1–1.2 V I/O (vs 1.8–3.3 V SDRAM), cutting I/O power.
- *DVFS (Dynamic Voltage/Frequency Scaling):* New LPDDR6 includes DVFS pins to adapt memory speed (and voltage) on the fly【33†L279-L283】. Under light load the clock/voltage drops, saving dynamic power.

- *Simplified control:* Formats like SPI/PSRAM need fewer command states (HyperRAM reuses PSRAM protocol), simplifying the controller and enabling full self-refresh (automatically entering sleep when idle【17†L199-L207】).

- **Bank/array organization:**

- *Fewer banks or subarrays:* Reducing the number of independent banks (or using smaller banks) lowers area and idle power (less leakage, fewer sense amps active), at cost of parallel throughput. For example, some 4Gb LPDDR chips use 8 banks instead of 16.
- *Bank sleep modes:* Unused banks can power down independently. LPDDR includes per-bank self-refresh, so parts of the array can sleep if data is infrequently accessed.

- *3D stacking with logic base:* HBM stacks multiple DRAM dies over a logic die. In theory one could use fewer TSVs or throttle TSV interfaces to deliberately limit BW (not typical, since HBM is high-BW by design). But stacking can reduce I/O capacitance and thus energy per bit.

- **Circuit-level optimizations:**

- *Power gating:* Turn off clock or power to unused regions (banks or I/O drivers) to cut leakage. E.g. LPDDR4 allows “deep power-down” of whole chip.
- *Low-swing I/O:* Using Fly-by or CK/ADD triple-point signalling (DDR styles) reduces bitline noise and energy. Micron’s advanced 1α/1β nodes enable thinner bitlines and smaller cells, which naturally reduce power per bit.
- *Voltage islands:* Memory core vs I/O vs per-bank regulators could use multi-V_{DD} (e.g. 1.0V core, 1.8V I/O) to save dynamic power.

- *Subarray segmentation:* Splitting large arrays into independently refreshable subarrays lowers active-row power.

- **Power-management features:**

- *Self-refresh (SREF):* All modern DRAM includes SREF, where on-die timers refresh rows while cutting off I/O clocks. HyperRAM (PSRAM-derived) automatically enters standby after each access 【27†L180-L189】.
- *Partial Array Self-Refresh (PASR):* LPDDR supports refreshing only used rows/banks. If half the memory is unused, refresh power halves. (See LPDDR3 spec.)
- *Temperature-Controlled Refresh (TCR, a.k.a. Temperature-Aware Refresh):* Refresh interval is extended at low temperature.

- *Deep Sleep / Power-Down Modes:* E.g. LPDDR4/5 have deep-sleep states with retention or power-down for long idle periods. Winbond’s data shows HyperRAM in “hybrid sleep” uses only ~45 µW vs ~90 µW in normal standby【17†L209-L217】【27†L156-L160】.

- **Compression and caching:**

- *Bus compression:* On-chip compression engines can pack repetitive data or zeros, reducing external transfers. This trades logic area/energy for higher effective BW. (Example: texture compression in GPUs.)
- *Caching hierarchy:* Using larger or smarter caches (on-chip SRAM or near-memory) can reduce DRAM accesses. Software-managed scratchpad or hardware cache diminishes traffic, effectively lowering needed BW.

- *Prefetch throttling:* Intelligent controllers can throttle prefetch to match low BW modes, avoiding wasted bursts.

- **Software/firmware co-design:**


- *Memory-affinity and scheduling:* OS or firmware can group memory-intensive tasks to periods of high BW, and idle others in low-power modes.
- *Data placement:* Place hot data in faster (on-chip or high-BW) memory and cold data in low-bandwidth DRAM or NVM.
- *Adaptive refresh control:* Firmware could exploit retention predictions to skip refresh on well-tested DRAM rows.

Each technique trades off metrics. For instance, *DVFS* greatly cuts power but adds complexity and possibly higher latency when scaling back up. *More banks* raises throughput (by parallelism) but increases chip area. *Power gating* reduces standby power but needs insertion time. We analyse these trade-offs in section 4 below.

3. Candidate Designs

We outline several LBM design concepts, with block diagrams and estimated figures. (For all, assume a generic DRAM process node and 1.2–1.8 V logic.)


1. **LPDDR-style Low-Power DRAM (Narrowed Channel with DVFS):**
   A modified LPDDR design with only one 16-bit channel (instead of two), supporting low-speed modes. It includes DVFS pins and enhanced power states.



Block diagram: A single-rank LPDDR DRAM with 8 banks (typical for 4–8 Gb) and a 16-bit I/O interface. A command/address decoder selects banks and rows. Data I/O goes through a 16-bit PHY. A global refresh controller services rows as usual.

Performance: With a 16-bit bus at, say, DDR3-1600 (6.4 GT/s = 12.8 GB/s on two channels), one channel gives ~6.4 GB/s raw peak. Realistically ~5 GB/s effective. Latency ~50 ns (tRCD~10, tCAS~10).
Power: Lower I/O width cuts I/O switching. DVFS capability lets voltage drop to e.g. 0.9V at 800 MT/s, roughly halving active power. In standby, deep power-down can reach <100 µW (as seen in HyperRAM)【17†L209-L217】.
Area/Cost: Similar core area to a standard 4 Gb DRAM, but fewer data I/Os reduces pad count (saves package pins/area). Implementing DVFS logic and extra mode registers adds some overhead.
Trade-offs: Higher BW than serial designs, but still lower than multi-channel DDR. Requires supporting DVFS in the controller/board. Existing Micron LPDDR IP can be reused (compatibility high). **Time-to-market:** Moderate – LPDDR evolution is ongoing (Micron plans LPDDR6)【33†L279-L283】, so new variants can be derived in 1–2 years.


1. **Octal-IO Serial DRAM (HyperBus/xSPI):**
   A dedicated low-pin-count DRAM chip using the HyperBus interface. Internally it is similar to PSRAM: one or two banks, 2n prefetch, with self-refresh.



Block diagram: The host's memory controller drives a HyperBus interface to the DRAM chip. Inside, an 8-bit DDR PHY handles data (transfers on both edges), feeding the DRAM array through sense amps. The control logic decodes HyperBus commands. A dedicated self-refresh engine maintains data in standby.

Performance: First-gen HyperRAM tops at 333 MB/s【17†L188-L194】 (200 MHz DDR). Newer versions (HyperRAM 2.0) target ~400 MB/s. Latency (access/tCAS) is larger than DDR (~50–100 ns) since the interface is simpler and lacks deep pipelining.
Power: Very low. Standby ~90 µW (1.8V)【17†L209-L217】; "hybrid sleep" ~45 µW【27†L156-L160】. Active power is also low due to narrow bus (reduce I/O toggling) and small die (only 1–2 banks).
Area/Cost: Small die and package (6×8 mm or WLCSP) due to few I/O pads and single bank. The interface logic is simpler (borrowed from PSRAM). Low pin-count (13 pins) greatly reduces BOM and board area【27†L180-L189】.
Trade-offs: Throughput is limited (sufficient for simple graphics/framebuffers, code shadowing【53†L41-L44】, but not for high-res video). Software must be aware of the high latency. The ecosystem is growing (JEDEC standardised xSPI【50†L148-L157】, MCUs from NXP/TI/STM support it). **Time-to-market:** Short. Design leverage: Micron can license or use existing HyperBus IP (Cypress, Winbond, ISSI products exist). This could be market-ready in <1 year (especially since Micron is already in the xSPI camp【27†L133-L140】).


1. **Embedded NVM or PSRAM (e.g. MRAM/FeRAM on DRAM process):**
   An on-chip hybrid memory combining volatile and non-volatile arrays. For example, a portion of the die could use STT-MRAM or FeRAM cells (lower density, lower leakage) alongside a small DRAM bank.



Block diagram: A unified memory block contains, say, 50% DRAM (fast reads/writes) and 50% MRAM (persistent). The arbiter routes accesses: write-intensive or time-critical data go to DRAM; read-mostly data or checkpoints to MRAM. Control circuits for each memory type exist, along with ECC and refresh (only for DRAM part).

Performance: MRAM (spin-transfer) can run at sub-200 MHz DDR interfaces, so perhaps ~1 GB/s per chip. FeRAM may be even slower or limited in density. This design would be niche (e.g. µcontroller with on-chip hybrid memory).
Power: MRAM can standby with zero leakage (non-volatile) and has low write energy compared to Flash. Active energy per bit might be higher than DRAM writes. Overall power likely lower if duty cycle is low.
Area/Cost: Embedding NVM is costly (complex process, yields). MRAM adds transistor overhead (MTJ cells). Die area might be significantly larger than pure DRAM for same capacity.
Trade-offs: Very long retention (non-volatile), potentially no refresh for MRAM. But complexity is high (process integration risk, hard to design). **Time-to-market:** Long – Micron's QuantX MRAM took years and was enterprise-focused. Likely an R&D item, not immediate product.

1. **Memory Module (MCP) Combining Flash + DRAM:**
   A multichip package where a low-speed DRAM (or PSRAM) is wire-bonded alongside NAND/NOR. Not a single-chip solution, but relevant for space-constrained LBM needs.



Block diagram: The MCP shares address/data pins between flash and DRAM (via internal MUX). The host can boot from flash or directly execute from flash (XiP) or copy to PSRAM for execution. Combined addressing logic switches between chips.

Performance: The DRAM portion behaves like a slower LPDDR/PSRAM (e.g. 100–200 MB/s), while the flash portion has much lower bandwidth (tens of MB/s). This is suited for code/data storage, not high-throughput I/O.
Power: DRAM standby power is as per its type (likely very low if self-refresh enabled). Flash idle current is negligible. PSRAM hybrid-sleep (~45 µW)【27†L156-L160】 still applies.
Area/Cost: Physically small (6×4 to 8×10 mm packages【53†L49-L52】). Integrating two chips reduces board footprint and assembly cost. However, each chip's area is similar to discrete parts.
Trade-offs: Very low pin count (single connector for two chips) and small form-factor suit wearables/IoT【53†L49-L52】. However, overall capacity is limited (≤ a few gigabits). Performance is constrained by shared bus. **Time-to-market:** Short – Micron already offers these MCPs【53†L17-L23】, so new variants (e.g. adding LPDDR4X + QSPI flash) could be engineered quickly.

Each design's **performance and metrics** can be summarised and compared (see Table below). Note HyperRAM and MCP are aimed at extreme low-power use, while LPDDR variants target moderate BW with efficiency.

4. Trade-off Analysis (Key Metrics)

We compare candidate designs qualitatively (High/Med/Low or numeric where known):

Design	Bandwidth	Latency	Energy/ Power	Area & Pins	Cost (die/ package)	Node Compat.	Time-to-Market
LPDDR-like DRAM (w/ DVFS)	High (several GB/s)	Low (tens ns)	Medium (high active, low idle with modes)	Large die (multi-bank), moderate pins (x16 bus)	High (costly die+IO)	Mature (existing DDR process)	Medium (1–2 yrs)
Octal-SPI DRAM (HyperRAM)	Low (~0.3–0.4 GB/s)	High (~50–100 ns)	Very Low (µW standby, low active)	Very small die, tiny pin-count (13 pins)	Low/Med (simple chip)	Mature (licensed IP)	Short (<1 yr)
Hybrid DRAM/NVM (e.g. MRAM)	Med (~1 GB/s)	Med	Low idle (non-vol), Med active	Large die (mixed tech), many pins	Very High (special process)	Experimental (needs R&D)	Long (2–3 yrs+)
Flash+DRAM MCP	Varied (MB/s range)	High (flash is slow)	Low (flash idle, DRAM low)	Larger package (multiple chips)	Low/Med (use commodity)	High (uses standard chips)	Short (existing product)
On-Die eDRAM/ SRAM (cache)	Very High (multi GB/s)	Very Low (~ns)	High (SRAM static)	Very large (on-chip SRAM)	Very High (expensive)	Mature (built-in)	N/A (on-chip, not separate)

Notes:

- *Bandwidth* is peak throughput. LPDDR channels can deliver multi-GB/s, whereas HyperRAM is ~0.3 GB/s【17†L188-L194】. NVM speed varies (MRAM is faster than NAND but slower than DRAM).
- *Latency* corresponds to access latency. Octal/SPI memories have higher command overhead and shorter bursts, raising latency relative to DDR.
- *Energy/Power:* HyperRAM stands out: in hybrid-sleep it uses only ~45 µW【27†L156-L160】, far below LPDDR idle (hundreds of µW) or SDRAM (mW)【17†L209-L217】. Active energy depends on toggles; narrow I/O and low voltage greatly reduce dynamic power for LBM.
- *Area & Pins:* Narrow/serial designs drastically cut pad count (e.g. 13 vs 48 pins). However, multi-chip MCPs use two chips in one package, saving PCB real-estate but not die area. Embedded NVM costs die area for analog/magnetic structures.
- *Cost:* Simpler memory (fewer banks/I-O, mature CMOS) costs less per bit. Specialized NVM or multi-die packages cost more.
- *Process compatibility:* LPDDR variants readily map to Micron's cutting-edge DRAM nodes (1α, 1β). HyperBus often uses older nodes (e.g. Winbond's 32Gb on 55nm) since extreme lithography isn't needed【14†L180-L187】. MRAM needs additional layers (MTJs). MCPs simply use two separate chips (logic die+NAND die).

- *Time-to-Market:* Leveraging existing IP (HyperBus controllers, LPDDR PHY) shortens schedule. New standards (LPDDR6) are entering productization now【33†L279-L283】. Experimental tech (NVM) lags by years.

5. Prototype Roadmap and Validation Plan

Milestones:

- **Specification (0–3 mo):** Define target BW/power for each LBM option. Specify interface (e.g. Octal SPI pinout), target density, and process node.
- **Architecture & IP selection (3–6 mo):** Choose existing IP cores or blocks (memory compilers, DDR/LPDDR PHY, SPI controllers, ECC engines). For micropower designs, select/modify old controllers (PSRAM/HyperRAM IP)【27†L180-L189】.
- **RTL Design & Simulation (6–12 mo):** Develop controller logic, integrate PHY, memory arrays and analog models. Verify timing and function with target workloads. Use system models to simulate throughput, power in various modes (active, standby).
- **Tape-out & Fabrication (12–18 mo):** First silicon. Use a proven DRAM process (e.g. 1β node) for LPDDR/HBM variants or a logic process for smaller arrays (for HyperRAM-like).
- **Test-chip validation (18–24 mo):** Measure bandwidth, latency, power (IDD0, IDD2N, IDD6 for standby/active) using memory testers. Verify compliance to protocol (JEDEC timing). Test power modes (self-refresh current, deep power-down). Validate ECC and refresh reliability.
- **Prototype SoC integration (24–30 mo):** Integrate memory chip into evaluation board/SoC. For example, connect HyperRAM to an MCU dev board via HyperBus interface to measure system impact (boot time, throughput).
- **Pilot production & Qualification (30–36 mo):** Finalize design for yield/yield ramp. Qualify for target application temperatures, longevity (MBIST for retention). Gather metrics like energy-per-bit, standby power, access speed under real workloads.

Required IP/Blocks: Memory compilers (DRAM core), PHY IP (DDR/PAMx8), controller core (DDR/PSRAM/xSPI), power management state machines, ECC (if needed), analog circuits (for current sense in MRAM or DLLs in DDR).

Test Plans & Metrics:

- *Throughput and Latency:* Run synthetic streaming tests (e.g. read/write bursts) to measure sustained BW, random-access latency.
- *Energy:* Use parametric testers to measure standby (IDD2N, IDD6 for DDR) vs wake-up, and active (IDD4R) currents. Calculate energy-per-bit transferred.
- *Temperature Dependence:* Test retention and refresh at extremes (especially if LBM uses aggressive retention).
- *Reliability:* Use accelerated tests (high-temp, high-voltage) to assess data retention and refresh margin. Row-hammer susceptibility should be checked (particularly if row count is low).
- *Compatibility:* Verify compatibility with Micron's memory controller IP and standard buses (LPDDR PHY, or custom serial PHY).

Validation metrics should include **BW vs Power curves**, **latency histograms**, and **duty-cycle energy savings** (e.g. how much is saved by using sleep modes).

6. Risks and Mitigations

- **Technical Risk:** Aggressive scaling (e.g. using a newer node) may degrade DRAM cell retention. *Mitigation:* Use proven technology (e.g. start on larger DRAM node, then shrink).
- **Yield/Reliability:** New memory architectures (e.g. embedded MRAM) may have low initial yield or unknown failure modes. *Mitigation:* Develop test programs early; start with low-density prototypes.
- **Performance Shortfall:** LBM designs may not meet minimal bandwidth needed. *Mitigation:* Use fallback (e.g. enable burst mode or combine multiple slower chips).
- **Ecosystem Maturity:** Interfaces like HyperBus/xSPI have growing but limited support. *Mitigation:* Engage with JEDEC/IP vendors to ensure controller/PHY availability; consider multi-protocol support (e.g. support both Octal SPI and standard DDR commands).
- **Integration Complexity:** DVFS or compression adds design complexity. *Mitigation:* Leverage industry examples (LPDDR6 spec, existing compressors) and simulate early.
- **Time-to-market Pressure:** New DRAM designs typically take years. *Mitigation:* Prioritise approaches that reuse existing IP or standards (e.g. adapt LPDDR6 roadmap, or licence HyperBus controllers) to speed development.

7. Recommendations and Path Forward

Primary Recommendations:
1. **Develop a HyperBus/Octal-DRAM product** for IoT/edge markets. This gives immediate LBM with very low standby power and minimal design risk. The ecosystem (JEDEC xSPI, MCU support) already exists【50†L148-L157】【27†L180-L189】. Resource estimate: use existing PHY cores, tape-out in 9–12 months. Cost impact: small die and package. 2. **Enhance LPDDR offerings with adaptive power modes.** Work on an “LPDDR6-like” low-power variant tuned for LBM use (e.g. single-rank, DVFS pins enabled). This meets mobile/AI edge needs and leverages Micron’s roadmap【33†L279-L283】【33†L314-L321】. Likely 18+ month schedule with current design teams. 3. **Explore embedded NVM/PSRAM options for future.** Longer-term R&D into MRAM or FRAM could yield ultra-low-sleep-memory, though market fit is smaller. Allocate a skunkworks team to prototype at low density.

Prioritisation: Start with IoT/embedded (HyperRAM), then mid-term hybrid LPDDR. Maintain an R&D path for emerging NVM. All options should be scoped with unspecified resource/timeline until feasibility is confirmed.

Each approach should be weighed against Micron’s existing process nodes (e.g. 1α for high-speed DRAM, larger nodes for low-speed dense flash). The **development plan** above can be applied in parallel: HyperBus project (9–12 mo), LPDDR tune-up (12–18 mo), MRAM evaluation (ongoing R&D).

Table: Key Metrics Comparison of LBM Options

Candidate	BW	Latency	Power (Active/ Standby)	Area/IO	Cost	Maturity
LPDDR-like DRAM (w/ DVFS)	~5–10 GB/s	~40–50 ns	Medium (0.2–1 nJ/bit; µW–mW)	Moderate die, 16–32 I/O pins	High	High (standard DDR tech)

Candidate	BW	Latency	Power (Active/ Standby)	Area/IO	Cost	Maturity
Octal-SPI DRAM (HyperRAM)	~0.3–0.4 GB/s	~50–100 ns	Very Low (µW/µJ)	Small die, 13 I/O pins	Low/ Medium	High (industry product)
Hybrid MRAM/ DRAM	~1–2 GB/s	~30–50 ns	Low idle (non-volatile), Medium active	Large die (NVM+DRAM), many pins	Very High	Low (experimental)
Flash+DRAM MCP	Varied (tens of MB/s)	High (flash)	Low (µA–mA)	Small package (2 chips)	Low/ Med	High (existing Micron)

Sources: Micron/industry data【17†L209-L217】【27†L156-L160】【50†L148-L157】【53†L17-L23】. Further details are in the sections above.